

EF255373223US

APPLICATION DATA SHEET

FOR

UNITED STATES LETTERS PATENT

APPLICANT NAMES:

David J. Hathaway
Jeffrey P. Soreff
Neil R. Vanderschaaf
James D. Warnock

TITLE:

REDUCED PESSIMISM CLOCK GATING
TESTS FOR A TIMING ANALYSIS TOOL

DOCKET NO.:

BUR9-2001-0008-US1

Assignee Name:

INTERNATIONAL BUSINESS MACHINES
CORPORATION

Assignee Residence:

Armonk, NY

REDUCED PESSIMISM CLOCK GATING TESTS FOR A TIMING ANALYSIS TOOL

BACKGROUND OF THE INVENTION

Field of the Invention

5 [0001] The present invention generally relates to timing analysis tools. More particularly, the present invention relates to an improved method and system for the calculation of quantities to perform clock gating tests at gating devices during an integrated circuit design.

Description of the Related Art

10 [0002] Integrated circuit (IC) manufacturers have continuously sought to build smaller and more efficient integrated circuit chips that contain an increasing number of devices. Because the designing of IC chips is so complex, a programmed data processor is essential. The most common method of designing logic circuits for placement on IC chips is done with the use of computer systems and software that use computer-aided design (CAD) tools. Particular components that allow for an efficient design, checking and testing of very large scale integrated
15 circuits (VLSI) are referred to as logic synthesis and physical design tools.

 [0003] A logic synthesis tool takes as input a functional description of a logic circuit, typically written in a language such as VHDL, and then converts it into a technology level

description. The circuits in this technology level description are then placed and the wires interconnecting them are routed by physical design tools, producing a set layout level representation that a chip foundry can use to actually build the chip. The output of the logic synthesis tool is referred to as a net list, which is actually a list of cells from a technology library and the necessary interconnections between the cells. The output of the physical design tools includes a "placement" (the assignment to each circuit in the net list of a physical location on the chip), and a "routing" (the assignment to each net in the net list a set of wire segments which implement the interconnections defined by the net), collectively referred to as the physical layout of the chip. Thus, the output of the electronic design automation system may be regarded as a template for the fabrication of the physical embodiment of the integrated circuit.

[0004] While generating the netlist and physical layout of the IC, these CAD tools must meet the timing constraints that are specified as part of the design. Timing tools, such as IBM's "EinsTimer" tool system, provide timing analysis of circuit net lists and layouts by working in conjunction with the synthesis and physical design tools. Logical and physical changes, based on this analysis, can then be implemented to achieve the desired timing constraints.

[0005] Static timing tools are used to ensure that a design implementation (net list and layout) meet imposed timing requirements. Timing correctness could be verified using delay simulation, or dynamic timing analysis, instead, in which specific waveforms are applied to the inputs of the design and resulting waveforms are produced at all points in the design. Such methods are more accurate than static timing analysis, and because of this the delays, tests, and propagations computed by static timing analysis must generally be somewhat pessimistic, meaning that they require signals to arrive earlier (through larger setup test values) or to be held

longer (through larger hold test values) than might actually be necessary for correct design operation. But complete verification through simulation requires that all possible sets of input waveforms be simulated, and the number of such sets grows exponentially with the number of design inputs, making it impossible in practice to completely verify a design. The goal of a static timing analysis method is to avoid optimism (i.e., saying that a design will operate correctly when there is some input pattern whose simulation will indicate a failure), while minimizing pessimism (i.e., requiring a signal to become stable earlier or remain stable later than would be required by the simulation of any possible input pattern. Thus one way to determine the correct setup or hold test between a pair of input signals to a gate is to simulate transitions on the input signals with a variety of different spacings (differences in arrival times), and find the minimum spacing which causes the gate to have the required output. This will be the criterion against which the invention described below is measured. In particular, a designer is often concerned with a clock signal of a synchronous digital design of an IC, which synchronizes the storage of data into storage elements such as latches or flip-flops. The data held in particular storage elements is not always required during every clock cycle, and clock gating signals can be used to turn off the clock signal to such portions of the design during selected clock cycles. This can be done for functional reasons and/or to reduce power consumption, since energy that is proportional to the capacitance of the clock net is required to cause clock transitions on the clock net. Gating the clock reduces the total capacitance being switched in any given cycle. As an example, an AND gate 140 used for clock gating is shown in FIG. 1 along with idealized clock and gate signal waveforms, which are shown in FIG. 2. In FIG. 1, the AND gate 140 outputs 120 a high signal only when the clock 100 and gate 110 signals are also at a high state. Therefore, the

output 120 would have a high signal only when both the gate 110 and clock signal 100 are high during time 200. Conversely, the output 120 would be low during the time 201 when only the clock signal was high. In this example, the gate signal 110 prevents the clock signal 100 from being output 120 during time 201. This is commonly referred to as "clock gating".

5 **[0006]** When clock gating is performed, it is important that the gate signal be stable during the portion of the clock cycle during which the clock is not to control the circuit in question. Thus, an AND gate disables pulses of an active-high clock, while an OR-gate disables pulses of an active-low clock. In other words, the clock gate is required to enable the entire clock pulse to pass through, or to block the entire clock pulse. If the timing of the gate signal is off, clock "clipping" (shortening of an intended clock pulse) and "glitching" (occurrence of a portion of an unintended clock pulse) can occur, as shown in FIG. 3. More specifically, because the gate the signal 110 is shifted later in time in Figure 3 when compared to Figure 2, the first clock signal 200 is shortened because the beginning portion is "clipped". To the contrary, the clock signal 201 which should not have been output (should have been non-controlling) is inadvertently output to as a "glitch".

105020 "E" 45300
15020 "E" 45300
205020 "E" 45300
305020 "E" 45300
405020 "E" 45300
505020 "E" 45300
605020 "E" 45300
705020 "E" 45300
805020 "E" 45300
905020 "E" 45300
1005020 "E" 45300
1105020 "E" 45300
1205020 "E" 45300
1305020 "E" 45300
1405020 "E" 45300
1505020 "E" 45300
1605020 "E" 45300
1705020 "E" 45300
1805020 "E" 45300
1905020 "E" 45300
2005020 "E" 45300
2105020 "E" 45300
2205020 "E" 45300
2305020 "E" 45300
2405020 "E" 45300
2505020 "E" 45300
2605020 "E" 45300
2705020 "E" 45300
2805020 "E" 45300
2905020 "E" 45300
3005020 "E" 45300
3105020 "E" 45300
3205020 "E" 45300
3305020 "E" 45300
3405020 "E" 45300
3505020 "E" 45300
3605020 "E" 45300
3705020 "E" 45300
3805020 "E" 45300
3905020 "E" 45300
4005020 "E" 45300
4105020 "E" 45300
4205020 "E" 45300
4305020 "E" 45300
4405020 "E" 45300
4505020 "E" 45300
4605020 "E" 45300
4705020 "E" 45300
4805020 "E" 45300
4905020 "E" 45300
5005020 "E" 45300
5105020 "E" 45300
5205020 "E" 45300
5305020 "E" 45300
5405020 "E" 45300
5505020 "E" 45300
5605020 "E" 45300
5705020 "E" 45300
5805020 "E" 45300
5905020 "E" 45300
6005020 "E" 45300
6105020 "E" 45300
6205020 "E" 45300
6305020 "E" 45300
6405020 "E" 45300
6505020 "E" 45300
6605020 "E" 45300
6705020 "E" 45300
6805020 "E" 45300
6905020 "E" 45300
7005020 "E" 45300
7105020 "E" 45300
7205020 "E" 45300
7305020 "E" 45300
7405020 "E" 45300
7505020 "E" 45300
7605020 "E" 45300
7705020 "E" 45300
7805020 "E" 45300
7905020 "E" 45300
8005020 "E" 45300
8105020 "E" 45300
8205020 "E" 45300
8305020 "E" 45300
8405020 "E" 45300
8505020 "E" 45300
8605020 "E" 45300
8705020 "E" 45300
8805020 "E" 45300
8905020 "E" 45300
9005020 "E" 45300
9105020 "E" 45300
9205020 "E" 45300
9305020 "E" 45300
9405020 "E" 45300
9505020 "E" 45300
9605020 "E" 45300
9705020 "E" 45300
9805020 "E" 45300
9905020 "E" 45300
10005020 "E" 45300
10105020 "E" 45300
10205020 "E" 45300
10305020 "E" 45300
10405020 "E" 45300
10505020 "E" 45300
10605020 "E" 45300
10705020 "E" 45300
10805020 "E" 45300
10905020 "E" 45300
11005020 "E" 45300
11105020 "E" 45300
11205020 "E" 45300
11305020 "E" 45300
11405020 "E" 45300
11505020 "E" 45300
11605020 "E" 45300
11705020 "E" 45300
11805020 "E" 45300
11905020 "E" 45300
12005020 "E" 45300
12105020 "E" 45300
12205020 "E" 45300
12305020 "E" 45300
12405020 "E" 45300
12505020 "E" 45300
12605020 "E" 45300
12705020 "E" 45300
12805020 "E" 45300
12905020 "E" 45300
13005020 "E" 45300
13105020 "E" 45300
13205020 "E" 45300
13305020 "E" 45300
13405020 "E" 45300
13505020 "E" 45300
13605020 "E" 45300
13705020 "E" 45300
13805020 "E" 45300
13905020 "E" 45300
14005020 "E" 45300
14105020 "E" 45300
14205020 "E" 45300
14305020 "E" 45300
14405020 "E" 45300
14505020 "E" 45300
14605020 "E" 45300
14705020 "E" 45300
14805020 "E" 45300
14905020 "E" 45300
15005020 "E" 45300
15105020 "E" 45300
15205020 "E" 45300
15305020 "E" 45300
15405020 "E" 45300
15505020 "E" 45300
15605020 "E" 45300
15705020 "E" 45300
15805020 "E" 45300
15905020 "E" 45300
16005020 "E" 45300
16105020 "E" 45300
16205020 "E" 45300
16305020 "E" 45300
16405020 "E" 45300
16505020 "E" 45300
16605020 "E" 45300
16705020 "E" 45300
16805020 "E" 45300
16905020 "E" 45300
17005020 "E" 45300
17105020 "E" 45300
17205020 "E" 45300
17305020 "E" 45300
17405020 "E" 45300
17505020 "E" 45300
17605020 "E" 45300
17705020 "E" 45300
17805020 "E" 45300
17905020 "E" 45300
18005020 "E" 45300
18105020 "E" 45300
18205020 "E" 45300
18305020 "E" 45300
18405020 "E" 45300
18505020 "E" 45300
18605020 "E" 45300
18705020 "E" 45300
18805020 "E" 45300
18905020 "E" 45300
19005020 "E" 45300
19105020 "E" 45300
19205020 "E" 45300
19305020 "E" 45300
19405020 "E" 45300
19505020 "E" 45300
19605020 "E" 45300
19705020 "E" 45300
19805020 "E" 45300
19905020 "E" 45300
20005020 "E" 45300
20105020 "E" 45300
20205020 "E" 45300
20305020 "E" 45300
20405020 "E" 45300
20505020 "E" 45300
20605020 "E" 45300
20705020 "E" 45300
20805020 "E" 45300
20905020 "E" 45300
21005020 "E" 45300
21105020 "E" 45300
21205020 "E" 45300
21305020 "E" 45300
21405020 "E" 45300
21505020 "E" 45300
21605020 "E" 45300
21705020 "E" 45300
21805020 "E" 45300
21905020 "E" 45300
22005020 "E" 45300
22105020 "E" 45300
22205020 "E" 45300
22305020 "E" 45300
22405020 "E" 45300
22505020 "E" 45300
22605020 "E" 45300
22705020 "E" 45300
22805020 "E" 45300
22905020 "E" 45300
23005020 "E" 45300
23105020 "E" 45300
23205020 "E" 45300
23305020 "E" 45300
23405020 "E" 45300
23505020 "E" 45300
23605020 "E" 45300
23705020 "E" 45300
23805020 "E" 45300
23905020 "E" 45300
24005020 "E" 45300
24105020 "E" 45300
24205020 "E" 45300
24305020 "E" 45300
24405020 "E" 45300
24505020 "E" 45300
24605020 "E" 45300
24705020 "E" 45300
24805020 "E" 45300
24905020 "E" 45300
25005020 "E" 45300
25105020 "E" 45300
25205020 "E" 45300
25305020 "E" 45300
25405020 "E" 45300
25505020 "E" 45300
25605020 "E" 45300
25705020 "E" 45300
25805020 "E" 45300
25905020 "E" 45300
26005020 "E" 45300
26105020 "E" 45300
26205020 "E" 45300
26305020 "E" 45300
26405020 "E" 45300
26505020 "E" 45300
26605020 "E" 45300
26705020 "E" 45300
26805020 "E" 45300
26905020 "E" 45300
27005020 "E" 45300
27105020 "E" 45300
27205020 "E" 45300
27305020 "E" 45300
27405020 "E" 45300
27505020 "E" 45300
27605020 "E" 45300
27705020 "E" 45300
27805020 "E" 45300
27905020 "E" 45300
28005020 "E" 45300
28105020 "E" 45300
28205020 "E" 45300
28305020 "E" 45300
28405020 "E" 45300
28505020 "E" 45300
28605020 "E" 45300
28705020 "E" 45300
28805020 "E" 45300
28905020 "E" 45300
29005020 "E" 45300
29105020 "E" 45300
29205020 "E" 45300
29305020 "E" 45300
29405020 "E" 45300
29505020 "E" 45300
29605020 "E" 45300
29705020 "E" 45300
29805020 "E" 45300
29905020 "E" 45300
30005020 "E" 45300
30105020 "E" 45300
30205020 "E" 45300
30305020 "E" 45300
30405020 "E" 45300
30505020 "E" 45300
30605020 "E" 45300
30705020 "E" 45300
30805020 "E" 45300
30905020 "E" 45300
31005020 "E" 45300
31105020 "E" 45300
31205020 "E" 45300
31305020 "E" 45300
31405020 "E" 45300
31505020 "E" 45300
31605020 "E" 45300
31705020 "E" 45300
31805020 "E" 45300
31905020 "E" 45300
32005020 "E" 45300
32105020 "E" 45300
32205020 "E" 45300
32305020 "E" 45300
32405020 "E" 45300
32505020 "E" 45300
32605020 "E" 45300
32705020 "E" 45300
32805020 "E" 45300
32905020 "E" 45300
33005020 "E" 45300
33105020 "E" 45300
33205020 "E" 45300
33305020 "E" 45300
33405020 "E" 45300
33505020 "E" 45300
33605020 "E" 45300
33705020 "E" 45300
33805020 "E" 45300
33905020 "E" 45300
34005020 "E" 45300
34105020 "E" 45300
34205020 "E" 45300
34305020 "E" 45300
34405020 "E" 45300
34505020 "E" 45300
34605020 "E" 45300
34705020 "E" 45300
34805020 "E" 45300
34905020 "E" 45300
35005020 "E" 45300
35105020 "E" 45300
35205020 "E" 45300
35305020 "E" 45300
35405020 "E" 45300
35505020 "E" 45300
35605020 "E" 45300
35705020 "E" 45300
35805020 "E" 45300
35905020 "E" 45300
36005020 "E" 45300
36105020 "E" 45300
36205020 "E" 45300
36305020 "E" 45300
36405020 "E" 45300
36505020 "E" 45300
36605020 "E" 45300
36705020 "E" 45300
36805020 "E" 45300
36905020 "E" 45300
37005020 "E" 45300
37105020 "E" 45300
37205020 "E" 45300
37305020 "E" 45300
37405020 "E" 45300
37505020 "E" 45300
37605020 "E" 45300
37705020 "E" 45300
37805020 "E" 45300
37905020 "E" 45300
38005020 "E" 45300
38105020 "E" 45300
38205020 "E" 45300
38305020 "E" 45300
38405020 "E" 45300
38505020 "E" 45300
38605020 "E" 45300
38705020 "E" 45300
38805020 "E" 45300
38905020 "E" 45300
39005020 "E" 45300
39105020 "E" 45300
39205020 "E" 45300
39305020 "E" 45300
39405020 "E" 45300
39505020 "E" 45300
39605020 "E" 45300
39705020 "E" 45300
39805020 "E" 45300
39905020 "E" 45300
40005020 "E" 45300
40105020 "E" 45300
40205020 "E" 45300
40305020 "E" 45300
40405020 "E" 45300
40505020 "E" 45300
40605020 "E" 45300
40705020 "E" 45300
40805020 "E" 45300
40905020 "E" 45300
41005020 "E" 45300
41105020 "E" 45300
41205020 "E" 45300
41305020 "E" 45300
41405020 "E" 45300
41505020 "E" 45300
41605020 "E" 45300
41705020 "E" 45300
41805020 "E" 45300
41905020 "E" 45300
42005020 "E" 45300
42105020 "E" 45300
42205020 "E" 45300
42305020 "E" 45300
42405020 "E" 45300
42505020 "E" 45300
42605020 "E" 45300
42705020 "E" 45300
42805020 "E" 45300
42905020 "E" 45300
43005020 "E" 45300
43105020 "E" 45300
43205020 "E" 45300
43305020 "E" 45300
43405020 "E" 45300
43505020 "E" 45300
43605020 "E" 45300
43705020 "E" 45300
43805020 "E" 45300
43905020 "E" 45300
44005020 "E" 45300
44105020 "E" 45300
44205020 "E" 45300
44305020 "E" 45300
44405020 "E" 45300
44505020 "E" 45300
44605020 "E" 45300
44705020 "E" 45300
44805020 "E" 45300
44905020 "E" 45300
45005020 "E" 45300
45105020 "E" 45300
45205020 "E" 45300
45305020 "E" 45300
45405020 "E" 45300
45505020 "E" 45300
45605020 "E" 45300
45705020 "E" 45300
45805020 "E" 45300
45905020 "E" 45300
46005020 "E" 45300
46105020 "E" 45300
46205020 "E" 45300
46305020 "E" 45300
46405020 "E" 45300
46505020 "E" 45300
46605020 "E" 45300
46705020 "E" 45300
46805020 "E" 45300
46905020 "E" 45300
47005020 "E" 45300
47105020 "E" 45300
47205020 "E" 45300
47305020 "E" 45300
47405020 "E" 45300
47505020 "E" 45300
47605020 "E" 45300
47705020 "E" 45300
47805020 "E" 45300
47905020 "E" 45300
48005020 "E" 45300
48105020 "E" 45300
48205020 "E" 45300
48305020 "E" 45300
48405020 "E" 45300
48505020 "E" 45300
48605020 "E" 45300
48705020 "E" 45300
48805020 "E" 45300
48905020 "E" 45300
49005020 "E" 45300
49105020 "E" 45300
49205020 "E" 45300
49305020 "E" 45300
49405020 "E" 45300
49505020 "E" 45300
49605020 "E" 45300
49705020 "E" 45300
49805020 "E" 45300
49905020 "E" 45300
50005020 "E" 45300
50105020 "E" 45300
50205020 "E" 45300
50305020 "E" 45300
50405020 "E" 45300
50505020 "E" 45300
50605020 "E" 45300
50705020 "E" 45300
50805020 "E" 45300
50905020 "E" 45300
51005020 "E" 45300
51105020 "E" 45300
51205020 "E" 45300
51305020 "E" 45300
51405020 "E" 45300
51505020 "E" 45300
51605020 "E" 45300
51705020 "E" 45300
51805020 "E" 45300
51905020 "E" 45300
52005020 "E" 45300
52105020 "E" 45300
52205020 "E" 45300
52305020 "E" 45300
52405020 "E" 45300
52505020 "E" 45300
52605020 "E" 45300
52705020 "E" 45300
52805020 "E" 45300
52905020 "E" 45300
53005020 "E" 45300
53105020 "E" 45300
53205020 "E" 45300
53305020 "E" 45300
53405020 "E" 45300
53505020 "E" 45300
53605020 "E" 45300
53705020 "E" 45300
53805020 "E" 45300
53905020 "E" 45300
54005020 "E" 45300
54105020 "E" 45300
54205020 "E" 45300
54305020 "E" 45300
54405020 "E" 45300
54505020 "E" 45300
54605020 "E" 45300
54705020 "E" 45300
54805020 "E" 45300
54905020 "E" 45300
55005020 "E" 45300
55105020 "E" 45300
55205020 "E" 45300
55305020 "E" 45300
55405020 "E" 45300
55505020 "E" 45300
55605020 "E" 45300
55705020 "E" 45300
55805020 "E" 45300
55905020 "E" 45300
56005020 "E" 45300
56105020 "E" 45300
56205020 "E" 45300
56305020 "E" 45300
56405020 "E" 45300
56505020 "E" 45300
56605020 "E" 45300
56705020 "E" 45300
56805020 "E" 45300
56905020 "E" 45300
57005020 "E" 45300
57105020 "E" 45300
57205020 "E" 45300
57305020 "E" 45300
57405020 "E" 45300
57505020 "E" 45300
57605020 "E" 45300
57705020 "E" 45300
57805020 "E" 45300
57905020 "E" 45300
58005020 "E" 45300
58105020 "E" 45300
58205020 "E" 45300
58305020 "E" 45300
58405020 "E" 45300
58505020 "E" 45300
58605020 "E" 45300
58705020 "E" 45300
58805020 "E" 45300
58905020 "E" 45300
59005020 "E" 45300
59105020 "E" 45300
59205020 "E" 45300
59305020 "E" 45300
59405020 "E" 45300
59505020 "E" 45300
59605020 "E" 45300
59705020 "E" 45300
59805020 "E" 45300
59905020 "E" 45300
60005020 "E" 45300
60105020 "E" 45300
60205020 "E" 45300
60305020 "E" 45300
60405020 "E" 45300
60505020 "E" 45300
60605020 "E" 45300
60705020 "E" 45300
60805020 "E" 45300
60905020 "E" 45300
61005020 "E" 45300
61105020 "E" 45300
61205020 "E" 45300
61305020 "E" 45300
61405020 "E" 45300
61505020 "E" 45300
61605020 "E" 45300
61705020 "E" 45300
61805020 "E" 45300
61905020 "E" 45300
62005020 "E" 45300
62105020 "E" 45300
62205020 "E" 45300
62305020 "E" 45300
62405020 "E" 45300
62505020 "E" 45300
62605020 "E" 45300
62705020 "E" 45300
62805020 "E" 45300
62905020 "E" 45300
63005020 "E" 45300
63105020 "E" 45300
63205020 "E" 45300
63305020 "E" 45300
63405020 "E" 4530

delay from the gate input to the output (Δg) 141 is larger than that from the clock input to the output (Δc) 142, as shown in FIG. 5. Here, even though the input gate signal 110 arrives to disable the clock 100 before the clock input arrives, the delay difference within the AND circuit 140 causes a glitch to occur on the output. In other words, a glitch 500 would occur on the output 120 because the clock signal 100 was so much faster than the gate signal 110, that the high clock signal 100 would arrive at the clock output 120 before the gate signal 110 had an opportunity to prevent it.

[0008] During the IC design, CAD tools are used that deal with timing constraints present throughout the circuitry. These tools provide timing analysis of circuit net lists and layouts by working in conjunction with the logic synthesis and physical design tools. "EinsTimer" is such a tool that is commercially available to provide this static timing analysis, made by International Business Machines Corporation, Armonk, NY, USA. Aspects of this tool are discussed in *IBM Technical Disclosure Bulletin*, Vol. 37, No. 9, pages 433-34 (September 1994) incorporated herein by reference. Presently used clock gating tests that are performed are between an arrival time (AT) at the gate output rather than at the gate input (i.e., between $AT_{\text{clock}} + \text{delay}_{\text{clock}}$ and $AT_{\text{gate}} + \text{delay}_{\text{gate}}$).

[0009] Signals are not ideal sharp edges, but instead have some non-zero slew time, which is the time between when the signal starts making a transition and when it finishes the transition, often measured from the time when 10% of the transition has occurred to the time when 90% of the transition has occurred. Because of this, these tests are done between the beginning of one transition and the end of the other (i.e., a setup test between $AT_{\text{clock}} + \text{delay}_{\text{clock}} - \text{Slew}_{\text{clock}}/2$ and $AT_{\text{gate}} + \text{delay}_{\text{gate}} + \text{Slew}_{\text{gate}}/2$, or a hold test between $AT_{\text{clock}} + \text{delay}_{\text{clock}} +$

Slew_{clock}/2 and AT_{gate} + delay_{gate} - Slew_{gate}/2). Note that the AT values are the arrival times at the gate inputs, the delay values are the delays from the 50% signal crossing point at the input of the AND circuit to the 50% crossing point at the output of the AND circuit (600, 601), and the slew values are the times it takes for output transitions propagated from the respective inputs to complete. The 0.5 slew multiplier may be changed depending on the way in which slews are defined, for example, when slews are defined as the 10% to 90% interval, this factor is set to 0.625, as this provides a better estimate of the true beginning or end of the signal transition. Waveforms meeting such a setup test are shown in FIG. 6A. This "propagated" clock gating test mode of EinsTimer is used for timing sign-off. Figure 6A illustrates the signal relationship required by tests in conventional timing systems. Figure 6B illustrates the signal relationship required under particular conditions by the invention and is discussed in greater detail below.

[0010] One benefit of this approach is that no special characterization of the clock gate circuit is required to determine setup and hold test values. This feature is important since it allows the use for clock gating of arbitrary gates in a circuit library, rather than restricting gating to a set of pre-characterized clock gating circuits having predefined setup times as similarly taught in U.S. Patent 5,980,092 (incorporated herein by reference). This patent teaches a method for optimizing a design that uses a gated clock structure and uses an optimizer tool to determine the relative timing of two or more signals that arrive at a logic gate. The method of this patent also includes the use of a clock tree within a circuit design. Further, an optimization tool is used to optimize the clock tree such that the clock control signal arrives at the storage element within the predefined setup and hold times of the clock signal.

transition on one input of a circuit prevents the propagation of a second transition on another input of the circuit.

5 [0014] In one embodiment, the method determines when a first-type of signal is present on a first input to a logical gating device (the first-type of input signal inhibits the propagation to the output of the gating device of transitions on a second input of the gating device) and when a second-type of signal is present on the first input (the second-type of input signal allows the propagation to the output of the gating device of transitions on the second input of the gating device). The invention modifies the timing of sensing of the first-type of signal to sense the first-type of signal at an earlier point in time than the second-type of signal is sensed. The time at which either the first-type or second-type of signal is sensed is compared against transitions propagated to the output of the gating device from the its second input to perform setup and hold tests which determine whether or not glitching or clipping may occur at the output of the gating device.

10
15
20 [0015] More specifically, the first-type and second-type of signal comprise gating signals applied to the first input of the gating device controlling whether pulses on the second input of the logical gating device are propagated to the output of the gate device. The first-type of signal prevents transitions from the second input from being propagated to the output of the gating device and the second-type of signal allows the clock pulses to be propagated to the output of the gating device.

20 [0016] The invention performs a setup test between the gate input and the clock input of the gating device in which the gate input is the first input and the clock input is the second input. By modifying the time at which the first-type signal is sensed, the invention prevents a delay in

propagation of the gate signal across the gating device from inappropriately predicting the outputting of a portion of a clock pulse. To increase the sensing timing of the first-type of signal, the invention assumes that there is no load on the output when computing the gate to output delay and/or identifies a beginning point of a transition of the output due to the first-type of signal as the sensing time of the first-type of signal. Such a setup test verifies that no glitch occurs on the gate output at the beginning of the clock pulse because a disabling gate signal (intended to prevent the propagation of the current clock pulse) arrives too late.

[0016a] The invention also performs a hold test between the gate input and the clock input of the gating device, in which the clock is the first input and the gate is the second input. That is, a first-type non-controlling to controlling transition on the clock input (e.g., from high to low for an AND gating) prevents a transition on the gating device output due to a subsequent controlling to non-controlling transition (e.g., from low to high for an AND gating device) on the gate input non-controlling disables a transition. By modifying the time at which the first-type signal is sensed, the invention prevents an early transition of the gate signal from inappropriately predicting the outputting of a portion of a clock pulse. The increase in the sensing timing of the first-type of signal is accomplished as for the setup test, by assuming that there is no load on the output when computing the clock to output delay and/or identifying a beginning point of a transition of the output due to the first-type of signal as the sensing time of the first-type of signal. Such a hold test verifies that no glitch occurs on the gate output at the end of the clock pulse because an enabling gate signal (intended to allow the propagation of the following clock pulse) arrives too early.

1089463004
15
5
[0017] The invention is used with a timing analyzer that approves or disapproves a circuit design from a timing standpoint. Such timing analyzers may not just strictly "approve" a circuit design, but instead may rate the circuit design on a graduated scale. The invention recognizes that timing constraints can be relaxed considerably when the logic circuit should block a signal (to reduce the pessimism of the circuit design). Therefore, the invention will approve the timing performance of many more circuit designs than would be approved conventionally. Similarly, the invention will give higher ratings (on the graduate scale) than will be done conventionally for the timing performance of the same circuit designs. The invention relaxes timing rules (decreases pessimism) through a number of mechanisms, such as assuming that there is no load on the gate signal and multiplying the slew by factor K to modify the signal sensing time. The invention realizes that when the logic circuit should block the clock signal, the timing analyzer only needs to observe that the beginning edge of the gate signal transition has started, to find an acceptable timing situation. Thus, the invention recognizes that the logic device (gating device) will stop the clock signal as soon as the gate signal begins to transition to what is logically a blocking (gated) situation.

20
[0018] Further, the invention not only approves the timing of many more circuit designs than would be approved conventionally, the invention also lets the designer know that the gating signal can arrive at a later point in time, or can begin transitioning earlier in the cycle, and still be effective. This allows the designer to change the design and make other portions of the circuit more efficient knowing that the gating signal can arrive later and still perform its intended function.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment(s) of the invention with reference to the drawings, in which:

- 5 [0020] FIG. 1 shows an AND gate used for clock gating;
- [0021] FIG. 2 shows idealized clock and gate signal waveforms of the device in FIG. 1;
- [0022] FIG. 3 shows “clipping” and “glitching” of the clock signal;
- [0023] FIG. 4 shows an AND gate with representative signals being propagated to an output of the gate in FIG. 3;
- 10 [0024] FIG. 5 shows signals Clock in, Gate and Clock out waveforms for the gate in FIG. 4 in the event that its gate to clock out delay exceeds its clock in to clock out delay;
- [0025] FIGs. 6A and 6B shows waveforms for clock and gate signals which meet the “propagated” clock gating setup test used in the EinsTimer timing analysis tool in current practice and under the present invention, respectively;
- 15 [0026] FIG. 7 shows a block diagram of the computer system of the present invention;
- [0027] FIG. 8 shows an output from a gate device that has some finite capacitance representative of an output net that is attached;
- [0028] FIG. 9 shows a lightly loaded or unloaded output net attached to the gating device shown in FIG. 8;
- 20 [0029] FIG. 10 shows an exemplary four transistor NAND gate circuit to illustrate the methodology of the invention; and

[0030] FIG. 11 shows a histogram of the error in setup time comparing conventional methodologies with the improved methodology afforded by the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

5 [0031] As discussed in the Background section, gating devices are commonly used to control clock signals in an IC design and must have the proper timing. Gating device cells are particularly present in designs operated upon by automated logic design tools (i.e., logic synthesis tools, physical design tools, and static timing analysis timing tools) which attempt to ensure that complex circuits meet critical timing constraints. Advanced logic synthesis and timing analysis tools such as IBM's "Placement-Driven Synthesis" (PDS) system and "EinsTimer" timing analyzer include the ability to model multiple input/ single-output blocks. The present invention operates by applying methods associated with gating cells designed with proper timing using improved automatic timing analysis methodologies that reduce circuit pessimism.

15 [0032] Referring now to the drawings, FIG. 7 shows a computer system of the present invention. Those skilled in the art will appreciate that the mechanisms and apparatus of the present invention apply equally to any computer system, regardless of whether the computer system is a complicated multi-user computing apparatus or a single user workstation. As shown in FIG. 7, computer system 10 comprises main or central processing unit (CPU) 14 connected to memory 12 and interface systems 16 via an interface bus 18. Although computer system 10 is

20

shown to contain only a single main CPU and a single system bus, it should be understood that the present invention applies equally to computer systems that have multiple CPU's and to computer systems that have multiple buses that each perform different functions in different ways.

5

[0033] Interface systems 16 may involve complex input/output (I/O) systems that include separate, fully programmed microprocessors or may involve simple I/O adapters to perform similar functions. Interface systems 16 may include terminal interfaces, network interfaces, mass storage interfaces, or any other known interface systems. Memory 12 includes logic synthesis, physical design, and timing tools 20, a technology library 22 (that includes a gating device), and logic circuit descriptions 24. Logic circuit descriptions 24 may be stored in any recognized format, such as VHDL, and provide the functional description and timing requirements of the desired circuit. The logic synthesis, physical design, and timing tools 20 are software programs that transform functional descriptions and timing requirements of a desired logic circuit into a net list of cells and a layout, which can be used as a blueprint to build the actual IC chip. The technology library 22 provides the logic synthesis, physical design, and timing tools with various pre-designed gating cells 26 for use in the design as well as during the building of the actual integrated circuit.

10
15
20

[0034] The static timing tools 20 include use of incremental timing analysis as taught in commonly owned U.S. Patent 5,508,937, which is hereby incorporated by reference. This teaching discloses an analyzer for selectively performing timing analysis on a revised electronic circuit design resulting from one or more modifications to an initial electronic circuit design having input nodes, output nodes, and active elements electrically connected there between in a

set of signal paths interconnected by a plurality of nodes. Each signal path has a timing delay associated therewith. Data is recorded representative of the modification's affect on relative timing values for a set of signals propagated through the circuit design. The recorded data includes a leftmost frontier of change in relative timing values and a rightmost frontier of change in relative timing values. Upon presentation of a specific timing analysis request, incremental timing analysis on the selected portion of the modified electronic circuit design is conducted using the recorded frontiers of change to limit the timing value analysis.

[0035] The timing tool 20 includes delays and slews that are typically computed by assuming that an input transition on a gating device 26 causes an output transition to occur. Note that, as shown in Figure 8, the output net 802 has some finite capacitance 803 that must be charged or discharged when the output transition occurs. Such a configuration is shown in FIG. 8 where the logical AND circuit is shown as item 800 having a clock input 801 which transitions from low to high. These delays and slews 805 may be much longer than they would be for a lightly loaded or unloaded output net 804 attached to the gating device 800 having an output capacitance as shown in FIG. 9. Additionally, if the clock gate timing is correct (i.e., no "clipping" or "glitching" occurs), the transition of the gate input signal to the controlling state never actually causes a transition on the gate output. Instead, during a disabling transition edge event, the gate input signal transition only blocks the propagation of the clock signal transition, holding the output at its previous value. When an opposite transition edge occurs, the gate input signal releases the block, thus allowing an output to follow the clock input signal. Similarly, during a cycle in which a clock pulse has been suppressed, if the clock gate timing is correct, the

trailing clock transition will not cause a transition on the gate output, as the gate signal will continue to hold the clock "off".

[0036] The invention uses these operational states to modify the current propagated clock gating test mode, as currently provided by the EinsTimer timing analyzer tool 20, to safely relax the constraints between the clock and gate inputs of the gating device 26.

[0038] In most applications, it is imperative that the gating signal does nothing to create a clock pulse on the output that is degraded from the original. The standard technique of handling this is to calculate setup times for the gate to the leading edge of the clock pulse and hold times for the gate to the trailing edge of the same clock pulse. Satisfaction of these tests ensures proper operation of the circuitry that is included and affected by the clock gate. Thus, the invention addresses how these setup time and hold time numbers are determined for an IC design.

[0039] In particular, the invention concerns the computation of tests which reduce pessimism of the clock gating (i.e., setup tests which allow the clock gating signal to become stable later, and hold tests which allow the gating signal to become unstable earlier than they would otherwise be in pessimistic analysis) for the types of signal transitions that are known to inhibit a transition on the output.

[0040] More specifically, for an AND clock gate controlling an active-high clock, the setup test between the falling gate input and the rising clock input ensures that an output transition does not occur (that a glitch does not occur at the beginning of the clock pulse), and thus is treated specially. In other words, the invention checks the clock and gate signal states under which an active clock signal (e.g., a high clock signal for an AND clock gate) should be

5

20

the actual load. Because delay and slew increase with load, the effect is to delay the late mode sense time, allowing the late mode signal to arrive later and/or the early mode signal to arrive earlier than would be allowed without the modification., This modification is valid because, for any input transition which does not cause an output transition, the logic gate does not "see" loading on its output, so computing the gate's delay is determined as if the gate were unloaded and is physically valid. The late mode disabling gate-to-output transition is the gate signal transition used in the setup test with the leading edge of the clock pulse to prevent clock glitching at the beginning of the clock pulse.

[0042] Similarly, this embodiment computes the late mode arrival time and slew at the gate output due to a disabling clock input transition (i.e., a trailing clock edge) assuming zero output load on the clock gating circuit. Once again, one goal of the invention is to reduce pessimism (decrease timing delays) and, in this instance, by assuming a zero output load, the clock-to-output delay is decreased. This value is compared in a hold test against the early mode arrival time arrival time at the gate output due to the enabling gate input transition, computed using the actual output load for the clock gating device to prevent glitching at the end of the clock pulse. For example, for an AND clock gate controlling an active-high clock, the setup test between the falling gate input and the rising clock input would use a gate-to-output delay computed assuming zero output load, and the hold test between the rising gate input and the falling clock output would use a clock-to-output delay computed assuming zero output load. In each case the input from which the delay is computed with zero output load is the one required to switch first and is the one whose transition prevents an output transition from occurring. Since these tests are applied to ensure that the output never actually makes a transition, this will still be

slightly conservative, in that it assumes for each of the modified late mode transitions that the internal parasitic capacitance of the gate output is initially high (assuming an AND-gate, and thus a low-going clock disabling transition) and must be discharged. In IC use, the entire downstream gated clock net, including internal parasitics of the driving gate, is initially low and remains low.

5 [0043] The invention determines the setup time by calculating a late mode disabling gate-to-output delay and slew wherein the late mode assumes a zero-output load on the gating device and determines a hold time by calculating a late mode trailing clock-to-output transition and slew assuming zero-output load on the gating device.

10 [0044] As discussed above, conventional systems use $AT_{gate} + delay_{gate} + Slew_{gate}/2$ for the late mode controlling transition of the gate input in the setup time test with the leading (non-controlling) edge of the clock pulse to prevent clock glitching at the beginning of the clock pulse. In a second embodiment, the invention instead uses a computation of: $AT_{gate} + delay_{gate} - K * Slew_{gate}$, where $0 < K$. Similarly, instead of using $AT_{clock} + delay_{clock} + Slew_{clock}/2$ for the late mode controlling (trailing) clock edge used in the hold test with the enabling clock gate signal transition to prevent clock "glitching" at the end of the clock pulse, the invention uses a computation of $AT_{clock} + delay_{clock} - K * Slew_{clock}$. In both cases the delays and slews may be computed assuming the actual loading at the gate output, or assuming zero load as in the first embodiment. One can also apply the method of this embodiment in a non-propagated mode, with a setup test comparing $AT_{clock} - Slew_{clock}/2$ with $AT_{gate} - K * Slew_{gate}$ and a hold test comparing $AT_{clock} - K * Slew_{clock}$ with $AT_{gate} - Slew_{gate}/2$. Combinations of these are also possible, for example, if the gate is a simple one-stage circuit it might be assumed that the output is held as soon as a controlling input passes some specified level, thus using a setup test comparing AT_{clock}

15
20

+ delay_{clock} - Slew_{clock}/2 with AT_{gate} - K*Slew_{gate} and a hold test comparing AT_{clock} - K*Slew_{clock} with AT_{gate} + delay_{gate} - Slew_{gate}/2.

[0045] Thus, the invention again reduces pessimism by reducing the delay calculation within a circuit by reducing the slew (e.g. utilizing factor K). The delay savings can be seen when comparing Figures 6A and 6B. As discussed above, Figure 6A shows a fairly pessimistic situation wherein the midpoint 601 in the slew of the gate signal 110 must occur substantially before the midpoint 600 in the slew of the clock signal 100. The difference between the leading edge of the gate signal 110 and the leading edge of the clock signal 100 is shown as time period 605. To the contrary, as shown in Figure 6B, by utilizing a sensing point that is well in front of the midpoint 600, 601 (utilizing factor K, assuming no load, etc.), the invention is able to reduce the difference between the leading edge of the gate signal 110 and the leading edge of the clock signal 100 to a much smaller time 606. In other words, the invention is much less pessimistic and utilizes factor K to observe when the gate signal just begins its transition. Then, the invention is able to allow this sense point to occur just before when the clock signal begins its transition, as shown in Figure 6B. In doing so, the invention reduces timing delay requirements dramatically.

[0046] As mentioned above, the invention is used with a timing analyzer that approves or disapproves a circuit design from a timing standpoint. Such timing analyzers may not just strictly "approve" a circuit design, but instead may rate the circuit design on a graduated scale. The invention recognizes that timing constraints can be relaxed considerably when the logic circuit should block a signal (to reduce the pessimism of the circuit design). Therefore, the invention will approve the timing performance of many more circuit designs than would be

10902044530

5

approved conventionally. Similarly, the invention will give higher ratings (on the graduate scale) than will be done conventionally for the timing performance of the same circuit designs. The invention relaxes timing rules (decreases pessimism) through a number of mechanisms, such as assuming that there is no load on the gate signal and multiplying the slew by factor K to modify the signal sensing time. The invention realizes that when the logic circuit should block the clock signal, the timing analyzer only needs to observe that the beginning edge of the gate signal transition has started, to find an acceptable timing situation. Thus, the invention recognizes that the logic device (gating device) will stop the clock signal as soon as the gate signal begins to transition to what is logically a blocking (gated) situation.

[0047] Further, the invention not only approves the timing of many more circuit designs than would be approved conventionally, the invention also lets the designer know that the gating signal can arrive at a later point in time and still be effective. This allows the designer to change the design and make other portions of the circuit more efficient knowing that the gating signal can arrive later and still perform its intended function.

20

[0048] The quantity K is then some fraction of the total transition after which it is assumed that the controlling gate input (either the clock or gate signal) would be able to hold the output in the disabled state, as if it had started in that state instead of trying to transition to it. Generally this value will be less than 0.5, but since the slew is often defined as the time required for a signal to get from 10% to 90% of its final value, K may be > 0.5 if it is considered that the input signal can prevent an output transition from occurring when it has reached something less than 10% of its final value. For example, if it is desired that the output should be sufficiently held at the very beginning of the output transition, the arrival time is defined as the 50% crossing

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100

[0051] The setup times determined by the second embodiment are compared against results of a simulation approach in FIG. 11. Then the projected setup time (from the above equations, using $K = 0.5$) was calculated and subtracted from the measured ("real") setup time determined through simulation to determine the error in the computed setup time. A positive error is pessimistic (i.e., requires the disabling gate transition to arrive earlier than necessary), and a negative error is optimistic (i.e., allowing the disabling clock gate transition to arrive later than necessary). This is done over a very wide set of transistor widths, output capacitance loadings, and input slews. The resultant error over various combinations of these parameters is shown in the histogram in FIG. 11, wherein the second embodiment of invention (modified propagated) is used and provides a tighter distribution than the original propagated method.

[0052] In another embodiment, the invention uses the least pessimistic of the input-to-input and "propagated" AT tests for the disabling setup test and the enabling hold test. This has much the same effect as the first embodiment above in situations when the internal dynamics of the gate and the time required for the clock input signal to cause a transition on the output are fast compared to the time required for the gate input signal to cause a transition on the output (i.e., when an asymmetric clock gating circuit is used). The benefit over the first embodiment is that it does not require recalculation of the gate delay with zero output load.

[0053] In each of these three embodiments, the effective late mode sensing time for the disabling clock gate transition and for the trailing clock edge transition is reduced, thus allowing a later arriving disabling clock gate signal and an earlier arriving enabling clock gate signal to be used and still meet clock gating requirements. Also, in each embodiment an additional amount

may be added to all setup and/or hold test values to provide extra tolerance for variation within the circuit.

[0054] Although this invention has been described in terms of clock gating, the same approach may be used in any case in which a static timing analysis test is used to ensure that a first transition on one input of a circuit prevents the propagation of second transition on another input of the circuit. In such cases, the modifications described above are applied to the late mode value of the first transition, which prevents the early mode value of the second transition from propagating.

[0055] While the invention has been described in terms of its use during static timing analysis, it could also be used during a delay abstraction process, as described in U.S. Patent 5,535,145, in which a simplified delay model is created for a portion of a design, for subsequent use in the static timing analysis of the entire design. In this application, for the first embodiment of the present invention, one must compute and include in the generated abstraction zero-load delays rather than normally loaded delays for all gate input to output paths which are always expected to be involved in a transition-disabling clock gating test. For those gate input to output paths for which it is not known at the time the abstraction process is performed whether or not the path will be used only for transition-disabling clock gating tests, both zero-load and normally loaded delays must be included in the abstraction, and the gate output must be retained as a node in the abstraction. For the second embodiment of the present invention, one must compute internal setup tests included in the abstraction according to the second embodiment for all gate input to output paths which are always expected to be involved in a transition-disabling clock gating test. For those gate input to output paths for which it is not known at the time the

signal can arrive at a later point in time and still be effective. This allows the designer to change the design and make other portions of the circuit more efficient knowing that the gating signal can arrive later and still perform its intended function.

[0058] While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

09:59:44 - 03/03/2001